RTL Design Engineer
IBA InfoTech
Seasoned RTL engineer with 7+ years of experience in RTL design, Verilog, VLSI, CDC, STA, synthesis, DFT, Python, TCL, AMBA, PCIe, and low‑power design. Responsible for designing, coding, debugging, and optimizing digital blocks in a hybrid environment.